

S3 Technologies

IEEE Dot Net | Java | Embedded | Image Processing | Android | Networking | VLSI | Application
Projects

IEEE 2016-2017 VLSI PROJECTS

S.NO	Titles	YEAR
S3001	<u>Analysis and Mapping for Thermal and Energy Efficiency of 3-D Video Processing on 3- D Multicore Processors</u>	2016
S3002	<u>5-bit 5-GS/s Non interleaved Time-Based ADC in 65-nm CMOS for Radio-Astronomy Applications M (IEEE 2016)</u>	2016
S3003	<u>Design Methodology for Voltage-Scaled Clock Distribution Networks</u>	2016
S3004	<u>A Low-Voltage Radiation-Hardened 13T SRAM Bitcell for Ultralow Power Space Applications</u>	2016
S3005	<u>A 28-nm CMOS 1 V 3.5 GS/s 6-bit DAC With Signal-Independent Delta-I Noise DfT Scheme</u>	2016
S3006	<u>A Calibration Technique for Bang-Bang ADPLLs Using Jitter Distribution Monitoring</u>	2016
S3007	<u>A Compact One-Pin Mode Transition Circuit for Clock Synchronization in Current Mode Controlled Switching Regulators</u>	2016
S3008	<u>A Fine-Grained Control Flow Integrity Approach Against Runtime Memory Attacks for Embedded Systems</u>	2016
S3009	<u>A Low-Voltage Radiation-Hardened 13T SRAM Bit cell for Ultralow Power Space Applications</u>	2016
S3010	<u>A VLSI Circuit Emulation of Chemical Synaptic Transmission Dynamics and Postsynaptic DNA Transcription</u>	2016
S3011	<u>Area-Delay Efficient Digit-Serial Multiplier Based on k-Partitioning Scheme Combined With TMVP Block Recombination Approach</u>	2016
S3012	<u>Design Methodology for Voltage-Scaled Clock Distribution Networks</u>	2016
S3013	<u>Detector for MLC NAND Flash Memory Using Neighbor-A-Priori Information</u>	2016
S3014	<u>Enhanced Built-In Self-Repair Techniques for Improving Fabrication Yield and Reliability of Embedded Memories</u>	2016
S3015	<u>Fault Tolerant Parallel Filters Based on Error Correction Codes</u>	2016
S3016	<u>Improving Convergence and Simulation Time of Quantum Hydrodynamic Simulation Application to Extraction of Best 10-nm Fin FET Parameter</u>	2016

43, North Masi Stree, Simmakal (Opp. Of Krishnan Kovil) , Madurai . Contact: 0452-4373398,
9500580005, 9629868306

Visit: www.ieeeprojectsmadurai.com

S3 Technologies

IEEE Dot Net | Java | Embedded | Image Processing | Android | Networking | VLSI | Application
Projects

IEEE 2016-2017 VLSI PROJECTS

	<u>Values</u>	
S3017	<u>Optimum pMOS-to-nMOS Width Ratio for Efficient Subthreshold CMOS Circuits</u>	2016
S3018	<u>Utilization-Aware Self-Tuning Design for TLC Flash Storage Devices</u>	2016
S3019	<u>A Modified Partial Product Generator for Redundant Binary Multipliers</u>	2016
S3020	<u>A New Paradigm of Common Sub expression Elimination by Unification of Addition and Subtraction</u>	2016
S3021	<u>Design-Efficient Approximate Multiplication Circuits Through Partial Product Perforation</u>	2016
S3022	<u>High-Performance Pipelined Architecture of Elliptic Curve Scalar Multiplication Over GF(2^m)</u>	2016
S3023	<u>A Scalable Approximate DCT Architectures for Efficient HEVC Compliant Video Coding</u>	
S3024	<u>Design for Testability of Sleep Convention Logic</u>	2016
S3025	<u>Floating-Point Butterfly Architecture Based on Binary Signed-Digit Representation</u>	2016
S3026	<u>A Low-Cost Low-Power Ring Oscillator-based Truly Random Number Generator for Encryption on Smart Cards</u>	2016
S3027	<u>A New Fast and Area-Efficient Adder-Based Sign Detector for RNS {2ⁿ- 1, 2ⁿ, 2ⁿ+ 1}</u>	2016
S3028	<u>A 1–16-Gb/s All-Digital Clock and Data Recovery With a Wideband, High-Linearity Phase Interpolator.</u>	2016
S3029	<u>Multiplier less Unity-Gain SDF FFTs</u>	2016
S3030	<u>A High-Throughput Energy-Efficient Implementation of Successive Cancellation Decoder for Polar Codes Using Combinational Logic</u>	2016
S3031	<u>Low-Power Variation-Tolerant Nonvolatile Lookup Table Design</u>	2016

43, North Masi Stree, Simmakal (Opp. Of Krishnan Kovil) , Madurai . Contact: 0452-4373398,
9500580005, 9629868306

Visit: www.ieeeprojectsmadurai.com

S3 Technologies

IEEE Dot Net | Java | Embedded | Image Processing | Android | Networking | VLSI | Application
Projects

IEEE 2016-2017 VLSI PROJECTS

S3032	<u>Thermal-Aware Small-Delay Defect Testing in Integrated Circuits for Mitigating Overkil</u>	2016
S3033	<u>A High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications</u>	2016
S3034	<u>Input-Based Dynamic Reconfiguration of Approximate Arithmetic Units for Video Encoding</u>	2016
S3035	<u>High-Throughput Finite Field Multipliers Using Redundant Basis for FPGA and ASIC Implementations</u>	2016
S3036	<u>Accelerated Accurate Timing Yield Estimation Based on Control Variates and Importance Sampling</u>	2016

43, North Masi Stree, Simmakal (Opp. Of Krishnan Kovil) , Madurai . Contact: 0452-4373398,
9500580005, 9629868306

Visit: www.ieeeprojectsmadurai.com